Udemy - Learn VHDL Design using Xilinx Zynq - 7000 ARMFPGA SoC

[0dayddl]

1.63 GB | 00:17:06 | mp4 | 1280X720 | 16:9
Genre:eLearning |Language:English​

Files Included :

Spoiler

1 Intro (25.19 MB)
2 Design Units (8.9 MB)
3 Comments (4.02 MB)
4 Identifiers (10.27 MB)
5 Literals (9.83 MB)
6 Xilinx Software Tool Installation (285.06 MB)
1 NewLife Demo (188.32 MB)
2 Additional Libraries (7.68 MB)
1 Data Object Classes (14.69 MB)
2 Scalar Data Types (67.45 MB)
3 Operators (9.77 MB)
4 Composite Data Types (24.42 MB)
5 Xilinx Zybo Z7 Xor Demo (73.76 MB)
1 Design Units (21.15 MB)
2 Concurrent Statements (60.55 MB)
3 Demo 2 (21.63 MB)
1 Sequential Statements (2.1 MB)
2 Wait Statements (4.75 MB)
3 Conditional Statements (21.04 MB)
4 Loop Statements (18.26 MB)
5 Assert & Report Statements (11.47 MB)
1 Test Benches (16.42 MB)
2 Processes (92.38 MB)
3 State Machines (71.26 MB)
5 BasicFSM Demo (76.12 MB)
1 Functions (27.62 MB)
2 Procedures (13.82 MB)
1 Packages, Components, and Configuration (40.85 MB)
3 ColorFSM Demo (73.21 MB)
1 Design for Synthesis & Demo (30.21 MB)
1 Life Demo (146.95 MB)
2 Aliases (12.82 MB)
3 Generics (8.37 MB)
4 Generate Statements (5.85 MB)

Screenshot

Spoiler

​

Bitte Anmelden oder Registrieren um Code Inhalt zu sehen!

Bitte Anmelden oder Registrieren um Code Inhalt zu sehen!

Bitte Anmelden oder Registrieren um Code Inhalt zu sehen!